Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power and integrable on-chip architecture for low frequency PLL

Low power and integrable on-chip architecture for low frequency PLL

US Patent 9467154 · Granted Oct 11, 2016

Estimated economic value: $27,347,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced word line voltage during discharge phase of read operation2025
One time programmable (OTP) low power circuits and methods for providing bias vo2025
Multiple actuator vibration therapy2022
Method and apparatus for gas purification2009
Production of high purity and ultra-high purity gas2009