Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Geometry of MOS device with low on-resistance

Geometry of MOS device with low on-resistance

US Patent 9466596 · Granted Oct 11, 2016

Estimated economic value: $8,530,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transformer structure2025
Low noise amplifier incorporating Sutardja transformer2025
Method and apparatus for using a storage system as main memory2025
Noise tolerant buffer2025
Ultra-low power D flip-flop with reduced clock load2025
Hash function with pre-scrambler2024
Fractional transformer2024
Method and apparatus for using a storage system as main memory2024
Transformer structure2023
Storage system and method for accessing same2023
Method and apparatus for caching MTE and/or ECC data2023
Method and apparatus for using a storage system as main memory2023