Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor device having a patterned metal layer embedded in an interlayer dielectric layer

US Patent 9466521 · Granted Oct 11, 2016

Estimated economic value: $126,000

Assignee

Inventors

View full patent text on Google Patents →