Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Foreground and background bandwidth calibration techniques for phase-locked loops

Foreground and background bandwidth calibration techniques for phase-locked loops

US Patent 9461657 · Granted Oct 4, 2016

Estimated economic value: $10,096,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frequency to digital converter, asynchronous phase sampler and digitally control2022
Multi-rate DEM with mismatch noise cancellation for digitally-controlled oscilla2020
Digital fractional-N PLL based upon ring oscillator delta-sigma frequency conver2018
Fast frequency throttling and re-locking technique for phase-locked loops2017
Mostly-digital open-loop ring oscillator delta-sigma ADC and methods for convers2016
VCO with linear gain over a very wide tuning range2015
Ring oscillator delta sigma ADC modulator with replica path nonlinearity calibra2013
Adaptive phase noise cancellation for fractional-N phase locked loop2011
Nonlinearity robust successive requantizer2011
Radio transmission frequency digital signal generation2011
Correlation method for monitoring power amplifier2010
Digital background correction of nonlinear error ADC's2009