Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Max-Log-MAP equivalence log likelihood ratio generation soft Viterbi architecture system and method

Max-Log-MAP equivalence log likelihood ratio generation soft Viterbi architecture system and method

US Patent 9450618 · Granted Sep 20, 2016

Estimated economic value: $3,462,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Classification of error rate of data retrieved from memory cells2025
Memory device producing metadata characterizing applied read voltage level with 2025
Parity check for list-based decoding2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Search for an optimized read voltage2025
Non-binary polar codes for probabilistic amplitude shaping2025
Managing compensation for charge coupling and lateral migration in memory device2025
Voltage bin calibration based on a voltage distribution reference voltage2025
Validating read level voltage in memory devices2025
Dynamic adjustment of offset voltages for reading memory cells in a memory devic2025
Detecting a stall condition in bit flipping decoding using syndrome weight slope2025
Memory compaction management in memory devices2025