Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device mapping external address as internal address wherein internal addresses of spare cells of two blocks differ by upper most bit and internal addresses of main cells of two blocks differ by upper most bit and the internal addresses of main cell and spare cell of each block differ by one bit and operating method for the same

Semiconductor memory device mapping external address as internal address wherein internal addresses of spare cells of two blocks differ by upper most bit and internal addresses of main cells of two blocks differ by upper most bit and the internal addresses of main cell and spare cell of each block differ by one bit and operating method for the same

US Patent 9443618 · Granted Sep 13, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor apparatus2021
Memory device and operating method thereof2021
Semiconductor apparatus and test system including the same2019
Semiconductor memory device and method for operating the same2018
Memory device2018
Data transmission circuit2016
Semiconductor memory device and operating method thereof2016
Semiconductor device and read operation method including a source line check cir2016
Semiconductor memory device including flag cells2016
Integrated circuit, semiconductor memory device, and operating method thereof2016
Semiconductor memory device2016
Voltage conversion circuit, semiconductor memory apparatus having the same, and 2016