{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for improved performance of iterative decoders on channels with memory", "item": "https://www.patentleaderboard.com/patent/9438276"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for improved performance of iterative decoders on channels with memory

Method and apparatus for improved performance of iterative decoders on channels with memory

US Patent 9438276 · Granted Sep 6, 2016

Estimated economic value: $4,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polar codes for error correction in non-volatile memory devices2025
Selecting read reference voltage using historical decoding information2025
Compression accelerator card and method of simulating hard disk mode to access t2025
Non-linear neural network equalizer for high-speed data channel2025
Adjacent-page-assisted memory decoder and method2025
Method and apparatus for multi-stage equalization for reading data from storage 2025
Digital timing recovery in hard disk drive read channel for preamble reduction2025
Rotation filter for digital timing recovery in hard disk drive read channel2025
Health management for magnetic storage media2025
Ethernet physical layer transceiver with non-linear neural network equalizers2024
Systems and methods for evaluating a storage medium2024
Systems and methods for an ECC architecture with memory mapping2024