Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase locked loop circuitry and methods

Digital phase locked loop circuitry and methods

US Patent 9438272 · Granted Sep 6, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of analyzing fuel component using an RF sensor for a vehicle2020
Configuration via high speed serial link2020
Apparatus and method for detecting synchronization and signals using block data 2019
Multi-protocol configurable transceiver including configurable deskew in an inte2019
Configurable multi-lane scrambler for flexible protocol support2018
Clock grid for integrated circuit2017
Method of operating data storage device using size and write speed information a2017
Configuration via high speed serial link2017
Clock grid for integrated circuit2017
Configurable clock grid structures2017
Multi-protocol configurable transceiver including configurable deskew in an inte2016
Integrated circuits with clock selection circuitry2016