Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing clock receiver with low jitter and enhanced duty cycle

Implementing clock receiver with low jitter and enhanced duty cycle

US Patent 9438209 · Granted Sep 6, 2016

Estimated economic value: $4,975,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase-locked loop update cancellation2025
Phase-locked loop update cancellation2025
Phase-locked loop update cancellation2025
Time-domain reflectometry protocol for sensors2025
Dual loop charge pump for enhanced reliability and power consumption2025
Secure pairing of devices2025
Secure modification of controlled devices2025
Device mismatch mitigation for medium range and beyond distances2025
Device mismatch mitigation for medium range and beyond distances2025
Pairing devices for enhanced security2024
Secure pairing of devices2024
Secure embedded microcontroller image load2024