Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sampling clock adjustment for an analog to digital converter of a receiver

Sampling clock adjustment for an analog to digital converter of a receiver

US Patent 9425950 · Granted Aug 23, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for planning an obstacle-free measurement trajectory of a c2024
Receiver for high speed communication channel2022
Receiver for high speed communication channel2020
Receiver for high speed communication channel2019
Manufacturing testing for LDPC codes2018
Timing recovery for digital receiver with interleaved analog-to-digital converte2017
Transforming HTML forms into mobile native forms2017
Receiver with adjustable reference voltages2017
Multi mode viterbi decoder2017
Monitoring multiple remote desktops on a wireless device2017
Timing recovery for digital receiver with interleaved analog-to-digital converte2016
Diversity loop detector with component detector switching2016