Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Alternating tap-cell strategy in a standard cell logic block for area reduction

Alternating tap-cell strategy in a standard cell logic block for area reduction

US Patent 9419014 · Granted Aug 16, 2016

Estimated economic value: $18,393,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flip-flop circuit and scan chain using the same2018
High density low power scan flip-flop2016
Low clock-power integrated clock gating cell2016
Low power clock gated flip-flops2016
High density flip-flop with asynchronous reset2013
Improving routability of integrated circuit design without impacting the design 2012
Contact resistance and capacitance for semiconductor devices2012
Generation of standard cell library components with increased signal routing res2011
Performance and area scalable cell architecture technology2009
Representing data having multi-dimensional input vectors and corresponding outpu2009
Contact resistance and capacitance for semiconductor devices2008