Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating semiconductor device including a patterned multi-layered dielectric film with an exposed edge

Method for fabricating semiconductor device including a patterned multi-layered dielectric film with an exposed edge

US Patent 9412851 · Granted Aug 9, 2016

Estimated economic value: $178,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physical unclonable function generator and manufacturing method thereof2025
Method for fabricating physically unclonable function device2025
ONON sidewall structure for memory device and method for making the same2025
Method for eliminating divot formation and semiconductor device manufactured usi2025
Selective polysilicon growth for deep trench polysilicon isolation structure2024
Semiconductor-on-insulator (SOI) substrate and method for forming2024
ONON sidewall structure for memory device and method for making the same2024
ONON sidewall structure for memory device and methods of making the same2023
Low-melting-point alloy composite material and composite material structure2023
Semiconductor isolation structure and method of making the same2023
Flash memory cell2023
Memory array having strap region with staggered dummy magnetic storage elements2023