Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-K metal gate process for lowering junction leakage and interface traps in NMOS transistor

High-K metal gate process for lowering junction leakage and interface traps in NMOS transistor

US Patent 9406516 · Granted Aug 2, 2016

Estimated economic value: $311,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cover device2025
Semiconductor structure and manufacturing method thereof2025
Cover for container2025
Cooling fin2025
Cooling fin2025
Heat dissipation assembly2024
Cooling fin2024
Waterproof container adapted for an electronic device with a touch screen2024
Method for forming semiconductor device2024
Method for fabricating fin structure for fin field effect transistor2024
Sealing bag and related sealing system2023
Fin structure for fin field effect transistor and method for fabrication the sam2023