Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained

Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained

US Patent 9400617 · Granted Jul 26, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bit-mapped DMA transfer with dependency table configured to monitor channel betw2020
Bit-mapped DMA transfer with dependency table configured to monitor channel betw2020
Bit-mapped DMA transfer with dependency table configured to monitor channel betw2020
Adaptive power cycle sequences for data recovery2020
Bus arbitration with routing and failover mechanism2019
Bus arbitration with routing and failover mechanism2019
Bit-mapped DMA transfer with dependency table configured to monitor status so th2019
Bit-mapped DMA transfer with dependency table configured to monitor status so th2019
Bit-mapped DMA transfer with dependency table configured to monitor status so th2019
Adaptive power cycle sequences for data recovery2019
Bit-mapped DMA transfer with dependency table configured to monitor status so th2018
Bit-mapped DMA transfer with dependency table configured to monitor status so th2018