Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating FinFET integrated circuits with simultaneous formation of local contact openings

Methods for fabricating FinFET integrated circuits with simultaneous formation of local contact openings

US Patent 9397004 · Granted Jul 19, 2016

Estimated economic value: $2,452,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stitching to enable dense interconnect arrangements2025
Power rail between fins of a transistor structure2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Dual metal gate structures on nanoribbon semiconductor devices2025
Source/drain regions in integrated circuit structures2025
Source/drain regions in integrated circuit structures2025
Integrated circuit structures with gate cuts above buried power rails2025
Gate spacing in integrated circuit structures2025
Gate spacing in integrated circuit structures2025
Self-aligned lateral contacts2025
Self-aligned lateral contacts2025
Transistor arrangements with stacked trench contacts and gate straps2025