Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System translation look-aside buffer integrated in an interconnect

System translation look-aside buffer integrated in an interconnect

US Patent 9396130 · Granted Jul 19, 2016

Estimated economic value: $9,830,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data routing for networks on a chip using virtual channels and credit restrictio2025
Method and apparatus for exclusive access fairness in memory systems with distri2025
System and memory with configurable metadata portion2025
Encoding byte information on a data bus with separate code2024
System and memory with configurable error-correction code (ECC) data protection 2023
Dram-aware caching2022
Dram-aware caching2022
Memory bank group interleaving2022
Memory with system ECC2022
Memory with dynamic voltage scaling2022
Dynamic memory scheduling routine with enhanced bank-group batching2021
Method and apparatus for ternary mapping2021