{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Optimization of packet processing by delaying a processor from entering an idle state", "item": "https://www.patentleaderboard.com/patent/9396010"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of packet processing by delaying a processor from entering an idle state

Optimization of packet processing by delaying a processor from entering an idle state

US Patent 9396010 · Granted Jul 19, 2016

Estimated economic value: $89,171,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supercluster network of graphical processing units (GPUS)2025
Network device level optimizations for latency sensitive RDMA traffic2025
Secure instance metadata as cryptographic identity2025
Cloud scale multi-tenancy for RDMA over converged ethernet (RoCE)2025
Class-based queueing for scalable multi-tenant RDMA traffic2025
Edge device service enclaves2025
Virtual machine morphing for heterogeneous migration environments2025
Routing policies for graphical processing units2025
Mechanism to provide customer VCN network encryption using customer-managed keys2025
Frameworks and interfaces for offload device-based packet processing2025
Interactive graphic design tool for customized schema generation2025
Mechanism to implement VCN network virtualization in a rack-based switch2024