Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for calibrating a clock signal generator in a reduced power state

Method for calibrating a clock signal generator in a reduced power state

US Patent 9395747 · Granted Jul 19, 2016

Estimated economic value: $68,975,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System on a chip with always-on processor2025
System on a chip with always-on component with powered-down configurations to pr2024
Systems and methods for detecting replay attacks on security space2022
System on a chip with always-on processor2021
System on a chip with always-on processor2019
System on a chip with always-on processor which reconfigures SOC and supports me2019
Systems and methods for detecting replay attacks on security space2019
Timebase synchronization2018
System on a chip with always-on processor2018
Secure bypass of low-level configuration in reconfiguration of a computing syste2018
Clock switching in always-on component2018
Timebase synchronization2018