Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for avoiding dead zone effects in digital phase locked loops

Method and apparatus for avoiding dead zone effects in digital phase locked loops

US Patent 9391624 · Granted Jul 12, 2016

Estimated economic value: $4,790,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiplying delay-locked loop using sampling time-to-digital converter2019
All-digital phase locked loop (ADPLL) including a digital-to-time converter (DTC2017
Methods and devices for implementing all-digital phase locked loop2016
Methods and devices for implementing all-digital phase locked loop2015
Methods and devices for multiple-mode radio frequency synthesizers2015
Methods and devices for multiple-mode radio frequency synthesizers2014
Mixer circuit and method of operation2012
Switching device provided with integrated test means2004