Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock monitoring for sequential logic circuits

Clock monitoring for sequential logic circuits

US Patent 9385700 · Granted Jul 5, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuits and techniques for predicting end of life based on in situ monitors and2025
Circuits and techniques for predicting failure of circuits based on stress origi2025
C5a binding nucleic acids2025
Methods and apparatuses for testing one or more reception paths in a radar recei2024
Integrated multi-channel RF circuit with phase sensing2023
Differential aging monitor circuits and techniques for assessing aging effects i2023
Circuits and techniques for assessing aging effects in semiconductor circuits2023
End-of-life prediction for circuits using accelerated reliability models and sen2023
C5a binding nucleic acids2022
Radar device, monitoring device, phase control circuit and method for monitoring2022
Program flow monitoring for deterministic firmware functions2022
Methods and apparatuses for testing one or more reception paths in a radar recei2022