Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Security device using high latency memory to implement high update rate statistics for large number of events

Security device using high latency memory to implement high update rate statistics for large number of events

US Patent 9378784 · Granted Jun 28, 2016

Estimated economic value: $96,039,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

End-to-end hardware acceleration for ZKP from witness generation to proof genera2024
End-to-end hardware acceleration for ZKP from witness generation to proof genera2024
Amortizing dissipated power and current demand in a ternary content addressable 2020
Amortizing dissipated power and current demand in a ternary content addressable 2019
Network device implementing two-stage flow information aggregation2018
Network device implementing two-stage flow information aggregation2016
Contention-free memory arrangement2013
Hardware based parallel processing cores with multiple threads and multiple pipe2011
Near-perfect, fixed-time searching algorithm using hashing, LRU and cam-based ca2006
Efficient method and apparatus for allocating memory space used for buffering ce2001