Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing integrated circuit layout verification

Method and apparatus for performing integrated circuit layout verification

US Patent 9378325 · Granted Jun 28, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit device with integrated fault monitoring system2022
Multibit multi-height cell to improve pin accessibility2022
Electrostatic discharge measuring device2021
Method and apparatus for reporting traffic information2018
Safe operating area checking method and apparatus2018
Method of designing an integrated circuit and computer program product2017
Voltage and current limits for electronic device based on temperature range2017
Substrate bias circuit and method for biasing a substrate2017
Shared ESD circuitry2017
Electrostatic discharge protection system2016
Simulation system and method for testing a simulation of a device against one or2016
Simulation system and method for testing a simulation of a device against one or2016