Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Preparing layouts for semiconductor circuits

Preparing layouts for semiconductor circuits

US Patent 9378322 · Granted Jun 28, 2016

Estimated economic value: $4,436,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded shield for protection of memory cells2022
Electrostatic discharge (ESD) protection in stacked chips2022
Electro-static discharge (ESD) damage self-test2021
Integrated circuit device with electrostatic discharge (ESD) protection2021
Method and apparatus of package enabled ESD protection2021
Method and apparatus for electronics-harmful-radiation (EHR) measurement and mon2021
Single event latch-up (SEL) mitigation techniques2020
Single event latch-up (SEL) mitigation techniques2020
Mitigation for FinFET technology using deep isolation2020
Integrated circuit device and method of transmitting data in an integrated circu2019
ESD protection in a stacked integrated circuit assembly2019
Circuit for increasing the impedance of an ESD path in an input/output circuit a2019