Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnect structures for minimizing clock and output timing skews in a high speed current steering DAC

Interconnect structures for minimizing clock and output timing skews in a high speed current steering DAC

US Patent 9369141 · Granted Jun 14, 2016

Estimated economic value: $8,045,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transmitting clock reference over reverse channel in a bidirectional serial link2025
Transmitting clock reference over reverse channel in a bidirectional serial link2024
Method and apparatus for sensing capacitance value and converting it into digita2016
Interconnect structures for minimizing clock and output timing skews in a high s2016
Interconnect structures for minimizing clock and output timing skews in a high s2016
Method and apparatus for sensing capacitance value and converting it into digita2015
Method for trimming segment currents in current steering DAC based on most back 2015
Digital pre-distortion system for radio frequency transmitters with reduced samp2015
Current-steering digital-to-analog converter with cancellation of dynamic distor2015
Current-steering digital-to-analog converter with cancellation of dynamic distor2014
Method and apparatus for sensing capacitance value and converting it into digita2012
System and method for improving the dynamic performance of a digital-to-analog c2009