Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancement-depletion mode inverter with two transistor architectures

Enhancement-depletion mode inverter with two transistor architectures

US Patent 9368490 · Granted Jun 14, 2016

Estimated economic value: $1,640,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ink tray insert2025
Inking system with plurality of fountain roller elements2025
Facilitating formation of a via in a substrate2025
Inking system with segmented fountain roller2025
Processed inorganic wafer and processing wafer stack with abrasive process2024
Deposition system with vacuum pre-loaded deposition head2022
Deposition system with moveable-position web guides2022
Double-sided electrodynamic screen films2021
Low-volume gravure inking system2021
Modular thin film deposition system2021
Modular thin film deposition system2021
Fabricating double-sided electrodynamic screen films2020