Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology for implementing enhanced optical lithography for hole patterning in semiconductor fabrication

Methodology for implementing enhanced optical lithography for hole patterning in semiconductor fabrication

US Patent 9366969 · Granted Jun 14, 2016

Estimated economic value: $2,327,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and structure for mandrel and spacer patterning2025
Method of fabricating semiconductor device with reduced trench distortions2025
Photoresist composition and method of manufacturing a semiconductor device2025
Isolation structures of semiconductor devices2025
Simultaneous carbon nanotube growth, catalyst removal, boron nitride nanotube sh2025
Pattern fidelity enhancement2025
Feature patterning using pitch relaxation and directional end-pushing with ion b2025
Dual critical dimension patterning2025
Photoresist composition and method of forming photoresist pattern2025
Method of manufacturing a semiconductor device2025
Adhesion layer for multi-layer photoresist2025
Method of manufacturing semiconductor devices2025