Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel sample-and-hold circuit for a pipelined ADC

Parallel sample-and-hold circuit for a pipelined ADC

US Patent 9362940 · Granted Jun 7, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit and method for calibration of a digital-to-analog converter2025
Intermodulation distortion suppresion circuit and method2025
Configurable attenuator circuit and method2025
Circuit and method for calibration of digital-to-analog converter2025
Systems and method of compensating for nonlinear capacitance in converters2024
Systems and methods of signed conversion2024
Calibration detector with two offset compensation loops2024
Fast overvoltage protection circuit with digital control2021
Transmitter drive with improved transmitter performance and reliability2019
Wireless transmitter using a widebrand digital-to-analog converter for processin2018
Multi-segmented all logic DAC2018
Wireless transmitter using a wideband digital-to-analog converter for processing2017