Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnect layouts for electronic assemblies

Interconnect layouts for electronic assemblies

US Patent 9355951 · Granted May 31, 2016

Estimated economic value: $2,720,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaging stacked substrates and an integrated circuit die using a lid and a sti2025
Packaging-level chip and chip module packaged with magnetic cover, and electroni2023
Multilayer circuit board2023
Decoupling capacitor integrated in system on chip (SOC) device2022
Removable non-volatile storage card2022
Heat sink design for flip chip ball grid array2022
Ground reference shape for high speed interconnect2022
Semiconductor die with hybrid wire bond pads2021
Leadframe with improved half-etch layout to reduce defects caused during singula2018
Leadframe with improved half-etch layout to reduce defects caused during singula2018
Package assembly including a semiconductor substrate in which a first portion of2017
Dual row quad flat no-lead semiconductor package2017