Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single stage latency combined multiplexer and latch circuit

Single stage latency combined multiplexer and latch circuit

US Patent 9350335 · Granted May 24, 2016

Estimated economic value: $3,157,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SR latch circuit with single gate delay2018
Circuit and method for performing adaption on all receiver branches2017
SR latch circuit with single gate delay2017
Circuit and method for performing adaptation on all receiver branches2016