Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flexible sequence design architecture for solid state memory controller

Flexible sequence design architecture for solid state memory controller

US Patent 9348536 · Granted May 24, 2016

Estimated economic value: $3,672,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Temperature-responsive fluorescent particles for detection of biomolecules2025
Toilet and individual excreta disposal system including same2025
Systems, methods and apparatus for synchronization of multiple processing device2025
System and method for synchronizing processing between a plurality of processors2024
Message synchronization system2024
Power down mode for universal flash storage (UFS)2022
Flash memory device with data fragment function2021
Power down mode for universal flash storage (UFS)2020
Apparatus and method of scheduling universal flash storage refresh operations ac2020
Hardware-accelerated storage compression2020
Controller hardware automation for host-aware performance booster2020
Hardware automated link control of daisy-chained storage device2019