Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Field effect transistor (FET) with self-aligned double gates on bulk silicon substrate, methods of forming, and related design structures

Field effect transistor (FET) with self-aligned double gates on bulk silicon substrate, methods of forming, and related design structures

US Patent 9343589 · Granted May 17, 2016

Estimated economic value: $1,734,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Array arrangements of vertical bipolar junction transistors2025
Bipolar junction transistor arrays2025
Junction field-effect transistors2025
Heterojunction bipolar transistors with a cut stress liner2025
Heat sink for face bonded semiconductor device2025
Heterojunction bipolar transistor with buried trap rich isolation region2025
Bipolar transistor with stepped emitter2025
Heterojunction bipolar transistors with terminals having a non-planar arrangemen2025
Transistor with wrap-around extrinsic base2024
Transistor with wrap-around extrinsic base2024
Bipolar transistors2024
Vertical bipolar junction transistor and method2024