Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of hierarchical timing closure of VLSI circuits using partially disruptive feedback assertions

Method of hierarchical timing closure of VLSI circuits using partially disruptive feedback assertions

US Patent 9342639 · Granted May 17, 2016

Estimated economic value: $3,602,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Statistical timing analysis considering multiple-input switching2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Leverage cycle stealing within optimization flows2021
Apportionment aware hierarchical timing optimization2021
Parallel access to running electronic design automation (EDA) application2021
Parallel access to running electronic design automation (EDA) application2021
Feedback-aware slack stealing across transparent latches empowering performance 2021
Offline analysis of hierarchical electronic design automation derived data2021
Technology lookup table-based default assertion generation and consumption for t2020
Variable accuracy incremental timing analysis2020
Variable accuracy incremental timing analysis2020