Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface with hybrid error detection circuitry for modular designs

Memory interface with hybrid error detection circuitry for modular designs

US Patent 9342402 · Granted May 17, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and a method for network-on-chip power management2025
Network-on-chip system for optimizing data transfer2025
Memory controller for improving data integrity and providing data security and a2025
Method and a system for network-on-chip arbitration2025
Modular error correction code circuitry2024
Scalable network-on-chip for high-bandwidth memory2024
Memory controller system and a method of pre-scheduling memory transaction for a2023
Methods and apparatus for managing thermal behavior in multichip packages2023
Memory controller system and a method for memory scheduling of a storage device2023
Scalable network-on-chip for high-bandwidth memory2023
Clocking system and a method of clock synchronization2023
Dynamic major mode for efficient memory traffic control2021