Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabrication and device configuration of asymmetrical DMOSFET with schottky barrier source

Method of fabrication and device configuration of asymmetrical DMOSFET with schottky barrier source

US Patent 9337329 · Granted May 10, 2016

Estimated economic value: $885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device structure and manufacturing method using HDP deposited source-body implan2021
Integrated isolation capacitance structure2020
Top drain LDMOS2018
Device structure and manufacturing method using HDP deposited source-body implan2017
Dual gate oxide trench MOSFET with channel stop trench2015
Top drain LDMOS2015
Device structure and manufacturing method using HDP deposited source-body implan2015
Method of making MOSFET integrated with schottky diode with simplified one-time 2015
Fabrication of trench DMOS device having thick bottom shielding oxide2015
Dual gate oxide trench MOSFET with channel stop trench2014
Direct contact in trench with three-mask shield gate process2014
Formation of high sheet resistance resistors and high capacitance capacitors by 2014