Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch circuits and methods with programmable impedance elements

Latch circuits and methods with programmable impedance elements

US Patent 9330755 · Granted May 3, 2016

Estimated economic value: $807,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

NAND memory cell string having a stacked select gate structure and process for f2021
Memory device having programmable impedance elements with a common conductor for2021
Resistive memory device having a conductive barrier layer2020
NAND memory cell string having a stacked select gate structure and process for f2020
Resistive memory device having side barriers2020
NAND memory cell string having a stacked select gate structure and process for f2020
Resistive memory device having a retention layer2019
NAND memory cell string having a stacked select gate structure and process for f2019
NAND memory cell string having a stacked select gate structure and process for f2018
Resistive switching memory2017
Semiconductor memory device and method for biasing same2017
Techniques for providing a semiconductor memory device2016