Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing effective cycle time in accessing memory modules

Reducing effective cycle time in accessing memory modules

US Patent 9325601 · Granted Apr 26, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generation of data packets for high speed network testing using range variable f2024
Generation of data packets for high speed network testing using range variable f2024
Dual frame sequence tables for network testing2024
Reducing cache memory requirements for recording statistics from testing with a 2018
Reducing cache memory requirements for recording statistics from testing with a 2018
Pseudo-random error insertion for network testing2016
Methods and apparatus for generating simulated network traffic2012
Methods and apparatus for generating simulated network traffic2012
Methods and apparatus for evaluating the sequence of packets2011
Methods and apparatus for evaluating the sequence of packets2011
Signature field in a latency measurement frame2009
Signature field in a latency measurement frame2009