Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and method of equalizing impedances of PMOS and NMOS devices

Circuits and method of equalizing impedances of PMOS and NMOS devices

US Patent 9325327 · Granted Apr 26, 2016

Estimated economic value: $19,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reference buffer2023
Analogue to digital converter with top plate sampling architecture for linear op2021
Residue amplifier2019
Successive approximation register analog-to-digital converter with kickback line2019
Analog-to-digital converter with an increased resolution first stage2019
Analog-to-digital converter with an increased resolution first stage2017