Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for detecting a collision between multiple threads of execution for accessing a memory array

Method and apparatus for detecting a collision between multiple threads of execution for accessing a memory array

US Patent 9323534 · Granted Apr 26, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device having variable impedance memory cells and time-to-transition sens2024
Memory device having variable impedance memory cells and time-to-transition sens2024
Memory device having variable impedance memory cells and time-to-transition sens2024
Memory device having variable impedance memory cells and time-to-transition sens2023
Digital data management2023
Memory device having variable impedance memory cells and time-to-transition sens2022
Digital data management2022
Memory device having variable impedance memory cells and time-to-transition sens2021
Reducing glitch power in digital circuits2021
Memory device having variable impedance memory cells and time-to-transition sens2021
Multi-phase sampling time-to-digital converter (TDC) for jitter measurement2021
Method and circuit device incorporating time-to-transition signal node sensing2020