Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for wire-speed stateful packet inspection in packet processors

Mechanism for wire-speed stateful packet inspection in packet processors

US Patent 9319351 · Granted Apr 19, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Notification-based load balancing in a network2025
Egress packet processing using a modified packet header separate from a stored p2025
Distributed dynamic load balancing in network systems2025
Hierarchical path selection in a communication network2024
Distributed dynamic load balancing in network systems2024
Systems and methods for stateful packet processing2024
System and method for distributed security2024
Egress packet processing using a modified packet header separate from a stored p2023
Port extender with local switching2023
Technologies for load balancing a network2023
System and method for adapting a packet processing pipeline2022
Group specific load balancing in network devices2022