Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigation of write errors in multi-level cell flash memory through adaptive error correction code decoding

Mitigation of write errors in multi-level cell flash memory through adaptive error correction code decoding

US Patent 9319073 · Granted Apr 19, 2016

Estimated economic value: $7,013,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Classification of error rate of data retrieved from memory cells2025
Search for an optimized read voltage2025
Minimizing redundancy for stuck bit coding2025
Stuck bits encoding and decoding on a storage device2025
Determine optimized read voltage via identification of distribution shape of sig2025
Track charge loss based on signal and noise characteristics of memory cells coll2024
Memory image capture2024
Reading of soft bits and hard bits from memory cells2024
Cache program operation of three-dimensional memory device with static random-ac2024
Classification of error rate of data retrieved from memory cells2024
Detection of an incorrectly located read voltage2024
Data storage device2024