Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Distributing multiplexing logic to remove multiplexor latency on the output path for variable clock cycle, delayed signals

Distributing multiplexing logic to remove multiplexor latency on the output path for variable clock cycle, delayed signals

US Patent 9319040 · Granted Apr 19, 2016

Estimated economic value: $3,648,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for multispectral landscape mapping2025
Systems and methods for multispectral landscape mapping2023
Tracking a relative arrival order of events being stored in multiple queues usin2017
Automating system on a chip customized design integration, specification, and ve2017
Automating system on a chip customized design integration, specification, and ve2017
Automating system on a chip customized design integration, specification, and ve2017
Dynamic multi-purpose external access points connected to core interfaces within2017
Tracking a relative arrival order of events being stored in multiple queues usin2017
Automating system on a chip customized design integration, specification, and ve2016
Performing secure address relocation within a multi-processor system sharing a s2016
Managing out-of-order memory command execution from multiple queues while mainta2016
Managing out-of-order memory command execution from multiple queues while mainta2016