Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-core processing system having cache coherency in dormant mode

Multi-core processing system having cache coherency in dormant mode

US Patent 9317433 · Granted Apr 19, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic cache allocation in artificial intelligence accelerator2025
Cache memory with decoupled control paths2024
Methods and systems for accessing host memory through non-volatile memory over f2022
Methods and systems for accessing host memory through non-volatile memory over f2020
Systems and methods for communicating addressable requests to a programmable inp2019
Interconnected ring network in a multi-processor system2019
Method and apparatus for controlling a rate of transmitting data units to a proc2018
Interconnected ring network in a multi-processor system2016
Interconnected ring network in a multi-processor system2016
Shared op-symmetric update-sensitive variables2016
Shared op-symmetric update-sensitive variables2016
Simultaneous eviction and cleaning operations in a cache2014