Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System management interrupt handling for multi-core processors

System management interrupt handling for multi-core processors

US Patent 9311138 · Granted Apr 12, 2016

Estimated economic value: $10,096,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing memory and I/O services between nodes2025
Firmware first handling of a machine check event2025
Decoupling silicon initialization and bootloader by providing silicon initializa2025
Methods and apparatus to perform a pseudo-S3 protocol to update firmware and/or 2025
Methods and apparatus to perform a pseudo-S3 protocol to update firmware and/or 2025
Apparatus and method for detecting and recovering from data fetch errors2025
Modular microcode (uCode) patch method to support runtime persistent update2024
Modular microcode (uCode) patch method to support runtime persistent update2024
Seamless SMM global driver update base on SMM root of trust2024
Techniques to control system updates and configuration changes via the cloud2024
Technologies for providing latency-aware consensus management in a disaggregated2024
Update of boot code handlers2024