Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bottom recess process for an outer blocking dielectric layer inside a memory opening

Bottom recess process for an outer blocking dielectric layer inside a memory opening

US Patent 9305937 · Granted Apr 5, 2016

Estimated economic value: $15,978,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device containing integrated contact-and-support assemb2025
Bonded assembly containing conductive via structures extending through word line2025
Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Systems and methods for non-destructive inspection of semiconductor devices usin2025
Three-dimensional memory device containing word line contacts which extend throu2025
Three-dimensional memory device with backside support pillar structures and meth2025
Three-dimensional memory device containing memory opening monitoring area and me2025
Three-dimensional memory device containing memory opening monitoring area and me2025
Semiconductor device having edge seal and method of making thereof without metal2025
X-direction divided sub-block mode in NAND2025
Three-dimensional memory device and method of making thereof using double pitch 2025