Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reconfigurable load-reduced memory buffer

Reconfigurable load-reduced memory buffer

US Patent 9305613 · Granted Apr 5, 2016

Estimated economic value: $11,088,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques in hybrid regulators of high power supply rejection ratio and convers2024
Techniques for tamper detection and protection of a memory module2024
Memory card with volatile and non volatile memory space having multiple usage mo2023
Memory card with volatile and non volatile memory space having multiple usage mo2022
Techniques in hybrid regulators of high power supply rejection ratio and convers2020
Memory card with volatile and non volatile memory space having multiple usage mo2020
Supporting multiple memory types in a memory slot2018
Memory card with volatile and non volatile memory space having multiple usage mo2018
Accelerated address indirection table lookup for wear-leveled non-volatile memor2018
Systems and methods for RF communication between processors2014
Reconfigurable load-reduced memory buffer2014
Reconfigurable load-reduced memory buffer2014