Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized method for fabricating patterns of III-V semiconductor material on a semiconductor substrate

Optimized method for fabricating patterns of III-V semiconductor material on a semiconductor substrate

US Patent 9293322 · Granted Mar 22, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for producing a layer of aluminum nitride (ALN) on a structure of silicon2025
Method for producing non-contiguous metal oxide semiconductors, of uniform and c2025
Process for the hetero-integration of a semiconductor material of interest on a 2023
Method for the nanoscale etching of a germanium-tin alloy (GeSn) for a FET trans2022
Process for epitaxying gallium selenide on a [111]-oriented silicon substrate2022
Polycrystalline semiconductor nanostructured material2020
Method for producing a microelectronic device2018
Thin films organized in nanodomains on the basis of copolymers having polysaccha2016
Process for obtaining an array of nanodots2015
Method for the realization of a crossbar array of crossed conductive or semi-con2014
Method for making a light-emitting microelectronic device with semi-conducting n2013
Fabrication of a memory with two self-aligned independent gates2012