Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power and area efficient receiver equalization architecture with relaxed DFE timing constraint

Power and area efficient receiver equalization architecture with relaxed DFE timing constraint

US Patent 9276781 · Granted Mar 1, 2016

Estimated economic value: $12,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Provisioning a reference voltage based on an evaluation of a pseudo-precision re2024
Clock recovery circuit and method of operating same2019
Asynchronous on-die eye scope2018
Method and controller for commissioning wavelength division multiplexing optical2017
Phase adjustment circuit for clock and data recovery circuit2017
Techniques for testing receiver operation2016
Phase adjustment circuit for clock and data recovery circuit2016
Path selecting method and apparatus2015
Fast settling mixed signal phase interpolator with integrated duty cycle correct2015
Power and area efficient receiver equalization architecture with relaxed DFE tim2015
Power and area efficient receiver equalization architecture with relaxed DFE tim2015