Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asynchronous programmable JTAG-based interface to debug any system-on-chip states, power modes, resets, clocks, and complex digital logic

Asynchronous programmable JTAG-based interface to debug any system-on-chip states, power modes, resets, clocks, and complex digital logic

US Patent 9274169 · Granted Mar 1, 2016

Estimated economic value: $12,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed and low power hashing system and method2018
Transporting stream client signals via packet interface using GFP mapping2009
Control mechanism for mapping cells and packets2009