Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing cache coherency of a processor

Method and apparatus for implementing cache coherency of a processor

US Patent 9264380 · Granted Feb 16, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
System and method for parsing and allocating a plurality of packets to processor2017
System, method, and computer program product for conditionally sending a request2016
Programmable micro-core processors for packet parsing2016
Programmable micro-core processors for packet parsing with packet ordering2016
Advanced processor with fast messaging network technology2015
System, method, and computer program product to distribute workload2015
Advanced processor translation lookaside buffer management in a multithreaded sy2015
Advanced processor with interfacing messaging network to a CPU2015
Content service aggregation system2015
Weighted instruction count scheduling2015
Processor with packet ordering device2015