Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming an array of conductive lines and methods of forming an array of recessed access gate lines

Methods of forming an array of conductive lines and methods of forming an array of recessed access gate lines

US Patent 9263455 · Granted Feb 16, 2016

Estimated economic value: $6,293,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked storage nodes and access devices with horizontal access lines2025
Display device2025
Memory device having tiers of 2-transistor memory cells and charge storage struc2025
Two transistor cells for vertical three-dimensional memory2025
Transistors, array of transistors, and array of memory cells individually compri2025
Memory device having tiers of 2-transistor memory cells2025
Memory device having tiers of 2-transistor memory cells2025
Charge storage apparatus and methods2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Reduced pitch memory subsystem for memory device2025